

The Plural Architecture

Shared Memory Many-core with Hardware Scheduling

Ran Ginosar Technion, Israel

September 2013



Outline

- Motivation: Programming model
- Plural architecture
- Plural implementation
- Plural programming model
- Plural programming examples
- ManyFlow for the Plural architecture
- Scaling the Plural architecture
- Mathematical model of the Plural architecture



many-cores

- Many-core is:
 - a single chip
 - with many (how many?) cores and on-chip memory
 - running one (parallel) program at a time, solving one problem
 - an accelerator
- Many-core is NOT:
 - Not a "normal" multi-core
 - Not running an OS
- Contending many-core architectures
 - Shared memory (the Plural architecture, XMT)
 - Tiled (Tilera, Godson-T)
 - Clustered (Rigel)
 - GPU (Nvidia)
- Contending programming models



Plural shared memory architecture









V

Context

 Plural: homogeneous acceleration for heterogeneous systems



One (parallel) program ?

- Best formal approach to parallel programming is the PRAM model
- Manages
 - all cores as a single shared resource
 - all memory as a single shared resource
- and more...

PRAM matrix-vector multiply



PRAM logarithmic sum

The PRAM algorithm

V



(fine y. h h identical identical tasks8

PRAM SoP: Concurrent Write

- Boolean $X=a_1b_1+a_2b_2+...$
- The PRAM algorithm



All cores which write into X, write the same value



Outline

- Motivation: Programming model
- Plural architecture
- Plural implementation
- Plural programming model
- Plural programming examples
- ManyFlow for the Plural architecture
- Scaling the Plural architecture
- Mathematical model of the Plural architecture



The Plural Architecture: Part I



Many small processor cores Small private memories (stack, L1)

Fast NOC to memory (Multistage Interconnection Network) NOC resolves conflicts

SHARED memory, many banks ~Equi-distant from cores (2-3 cycles)

"Anti-local" address interleaving Negligible conflicts

The Plural Architecture: Part II



Hardware scheduler / dispatcher / synchronizer

Low (zero) latency parallel scheduling enables fine granularity

Many small processor cores Small private memories (stack, L1)

Fast NOC to memory (Multistage Interconnection Network) NOC resolves conflicts

SHARED memory, many banks ~Equi-distant from cores (2-3 cycles)

"Anti-local" address interleaving Negligible conflicts

Outline

- Motivation: Programming model
- Plural architecture
- Plural implementation
- Plural programming model
- Plural programming examples
- ManyFlow for the Plural architecture
- Scaling the Plural architecture
- Mathematical model of the Plural architecture



How does the P-to-M NOC look like?



- Full bi-partite connectivity required
- But full cross-bar not required: minimize conflicts and allow stalls/re-starts 14



Logarithmic multistage interconnection network

Ρ Ρ Ρ Ρ Ρ Ρ Ρ Ρ Ρ Ρ Ρ Ρ





Floorplan



and an example of one route



access sequence: fixed latency (when successful)





V

Example floorplan + layout



Outline

- Motivation: Programming model
- Plural architecture
- Plural implementation
- Plural programming model
- Plural programming examples
- ManyFlow for the Plural architecture
- Scaling the Plural architecture
- Mathematical model of the Plural architecture



The Plural task-oriented programming model



- Task-dependency-graph = 'task map'
- Sequential task codes
- Task maps loaded into scheduler
- Tasks loaded into memory

Task template:

singular duplicable control

task xxx(dependencies)

```
# .... // # is instance number
```





Outline

- Motivation: Programming model
- Plural architecture
- Plural implementation
- Plural programming model
- Plural programming examples
- ManyFlow for the Plural architecture
- Scaling the Plural architecture
- Mathematical model of the Plural architecture



Fine Grain Parallelization

Convert (independent) loop iterations

for (i=0; i<10000; i++) { a[i] = b[i]*c[i]; }</pre>

into parallel tasks set quota XX 10000







Another task map (linear solver)





Linear Solver: Simulation snap-shots





Task Rules 1

- Tasks are sequential
- All ready tasks, or any subset, can be executed in parallel on any number of cores
- All computing organized in tasks. All code lines belong to tasks
- Tasks use shared data in shared memory
 - May employ local private memory.
 - Its contents disappear once a task completes
- Precedence relations among tasks:
 - Described in task map
 - Managed by scheduler: receive task completion messages, schedule dependent tasks
- Nesting task spawning is easy and natural



Task Rules 2

- 3 types of tasks:
 - Singular task (Executes once)
 - Duplicable task
 - Duplicated into quota=d independent concurrent instances
 - Identified by entry point (same for all *d* instances) and by unique instance number.
 - Task quota is actually a variable. The only reason for the synchronizer to access data memory
 - Control task
 - No executable code.
 - Controls branch, merge and conditional points in task map.
 - Executed by scheduler
- Tasks are not functions
 - No arguments, no inputs, no outputs
 - Share data only in shared memory
- No synchronization points other than task completion
 - No BSP, no barriers
- No locks, no access control in tasks
 - Conflicts are designed into the algorithm (they are no surprise)
 - Resolved only by NoC



Example: Matrix Multiplication

Set quota MM N*N

// create N×N tasks

```
duplicable task MM
{
    i = # mod N;
    k = # / N;
    sum = 0;
    for(m=0; m<N; m++) {
        sum += A[i][m] * B[m][k];
    }
    C[i][k] = sum;
}</pre>
```

Performance:

64 cores, 200 MHz:	2	GFLOPS
Loop unrolling:	6	GFLOPS
FP MAC:	14	GFLOPS







What if parallelism is limited ?

- So far, examples were highly parallel
- What if algorithm CANNOT be parallelized?
 - Execute many (serial) instances in parallel
 - Each instance on different data
- What if algorithm is mixture of serial / parallel segments?
 - Use <u>ManyFlow</u>

Outline

- Motivation: Programming model
- Plural architecture
- Plural implementation
- Plural programming model
- Plural programming examples
- ManyFlow for the Plural architecture
- Scaling the Plural architecture
- Mathematical model of the Plural architecture



Stream Processing

- Data arrives in a sequence of blocks
- In parallel:
 - Process current block (K)
 - Output results of previous block (K-1)
 - Input next block (K+1)





PIPELINED stream processing

• For faster data & slower processing



PIPELINED stream processing: ManyFlow

- Parallel execution of pipelined stream processing on the shared-memory manycore Plural architectures
- Flexible, dynamic, out-of-order, task-oriented execution

Example: A DWT image compression algorithm



Low utilization: only 65%



Speed it up with a pipeline?





Hardware-like Pipeline



Needs 5 stages: two with 64 cores each, three with one core each (total 131 cores) If only 64 cores, time / step = 64x2 + 25 = 153 (how ? What is the utilization?) Hard to program, inefficient, inflexible, fixed task per core. Need to store 5 images
Parallel / pipelined "ManyFlow"



V

Parallel / pipelined "ManyFlow"



Task map for continuous execution Includes two more pipe stages, for I/O of images

Now need to store 7 images (and their temporary storage)

Parallel / pipelined "ManyFlow"



The code

PROGRAM

#include <stdio.h> #include <stdlib.h> #include <string.h> #include <hal.h> #define N 1000 30 //Inter-Block-Interval #define IBI int round counter = 0; void program_start(void) { HAL_SET_QUOTA(BB,N); HAL_SET_QUOTA(DD,N); } void AA (void) { TMdur = 25;} void BB (void) { TMdur = 3;} void CC (void) { TMdur = 20;} void DD (void) { TMdur = 3;} void EE (void) { TMdur = 10;} void Delay (void) TMdur = IBI;{ } void task_manager(void) { round counter++; if (round_counter < 5) { TASK_RETURN_FALSE; } else { TASK_RETURN_TRUE; } } void program_end(void) { }

TASK MAP

regular task	program	n_start()
regular task	Delay	(program_start/u task_manager/0)
regular task	AA	(program_start/u task_manager/0)
regular task	CC	(program_start/u task_manager/0)
regular task	EE	(program_start/u task_manager/0)
duplicable task	BB	(program_start/u task_manager/0)
duplicable task	DD	(program_start/u task_manager/0)
dummy task	dum0	(Delay/u & AA/u)
dummy task	dum1	(BB & CC/u)
dummy task	dum2	(DD & EE/u)
dummy task	dum3	(dum0 & dum1)
regular task	task_m	anager (dum2 & dum3)
regular task	program	n_end (task_manager/1)

(for simplicity, real task code replaced by indication of duration)

Challenges

- What if on-chip memory is limited?
 - Input & output to/from same area
 - Process smaller data blocks
 - Decompose algorithm to fewer steps
 - Beware of combining serial and parallel code segments in same pipe stage
 - Stages may be serial, highly parallel, or limited parallel

Example: JPEG compression algorithm using ManyFlow





JPEG compression: ManyFlow



Regular task 43

JPEG compression: Task Allocation



task allocation graph

JPEG compression: Most cores active



task allocation graph summary

Example: JPEG2000 Encoder

Image: $1K \times 1K$ 8b pixels



Core frequency $F_1 = 250 \text{ MHz}$ Serial time $T_1 = 3.55 \text{ sec}$ Parallel time $T_{64} = 400 \text{ msec}$ Speed-up: $SU(64) = T_1/T_{64} \approx 9$ Efficiency: $E(64) = \frac{SU(64)}{64} = 0.14$





Parallel fraction f=95%

Non-ManyFlow RIGID Multi-Job Scheduling

- Run multiple serial sections in parallel
- Run a single parallel section at a time



Non-ManyFlow RIGID Multi-Job Scheduling

- Fixed number of cores p=64
- Job with fraction f parallel, (1 f) serial
 - Time of parallel section fT_1/p
- Variable number of Jobs *J*=1,2,...
- Schedule:
 - J serial sections in parallel, time $T_{PS} = (1 f)T_1$
 - J parallel sections in series, time $T_{PP} = J \times fT_1/p$
- Serial time $T_S(J) = J \times T_1$
- Parallel time $T_P(J) = T_{PS} + T_{PP}$





JPEG2000, J=1, f=95%

48

Non-ManyFlow RIGID Multi-Job Scheduling



Ĩ

- Memory-limited
- 8MB (¹/₄ max memory) enables:
 - J=16 jobs
 - Speed-up 50 (cf. 9)
 - 0.8 efficiency (cf. 0.14)
 - ManyFlow works better !



64

48

32

16

0



Outline

- Motivation: Programming model
- Plural architecture
- Plural implementation
- Plural programming model
- Plural programming examples
- ManyFlow for the Plural architecture
- Scaling the Plural architecture
- Mathematical model of the Plural architecture



Possible Full-Chip Plan



V

But does it scale (more processors)?



52

Compare with "tiled" CMP using mesh NOC



Other proposed NOC-based manycores



GPU: Yet another manycore



V

Another idea: SIMD





Outline

- Motivation: Programming model
- Plural architecture
- Plural implementation
- Plural programming model
- Plural programming examples
- ManyFlow for the Plural architecture
- Scaling the Plural architecture
- Mathematical model of the Plural architecture



The many-core research question

 Given fixed *area*, into how many processor cores should we divide it?









- Analysis can be based on Pollack's rule
- Other good questions (not dealt here):
 - Given fixed *power*, how many cores? which cores?
 - Given fixed *energy*, how many cores? which cores?
 - Given target performance, how many? Which?



The history at the basis of Pollack's analysis





Pollack's rule for processors: Area or Power vs. Performance

- Pollack (& Borkar & Ronen, Micro 1999) observed many years of (intel) architecture
- In each Intel technology node, they compared:
 - Old uArch (shrink from previous node)
 - New uArch (faster clock and/or higher IPC)
- They noted:
 - New uArch used 2-3X larger area
 - New uArch achieved 1.5-1.7X higher performance
 - Resulting from both higher frequency and higher IPC
 - They did not consider power increase
 - Who thought about power in 1999?
- Observation: Performance ~ \sqrt{area}



The many-core fixed-total-area model

- Assume fixed chip area (typically 300-500 mm²)
- Split chip area $A = A_{cores} + A_{mem}$
 - Memory size addressed by other math models
- Divide A_{cores} into *m* cores. <u>How many</u>?
 - Area of each core: $a = \frac{A_{cores}}{m}$. Thus, $m \sim 1/a$
- [Pollack's]: core area determines core performance. Select *IPC* and frequency f so that:
 - Performance (core) = $IPC \times f \sim \sqrt{a}$. Thus, $a \sim IPC^2 f^2$, $m \sim \frac{1}{IPC^2 f^2}$
 - Power (core) ~ $a \times f \sim IPC^2f^3$
- Assume perfect parallelism (at least as upper bound)
 - Performance (m cores) = IPC × f × m ~ $\frac{IPC \cdot f}{IPC^2 f^2} = \frac{1}{IPC \cdot f} \sim \frac{IPC \cdot m}{IPC \sqrt{m}} = \sqrt{m}$
 - Power (m cores) = $a \times f \times m \sim \frac{IPC^2 f^3}{IPC^2 f^2} = f \sim \frac{1}{IPC\sqrt{m}}$

Summary: Performance
$$\sim \frac{1}{f} \sim \sqrt{m}$$
, Power $\sim \frac{1}{\sqrt{m}} \sim f$, $m \sim \frac{1}{f^2}$

Performance (*core*) =
$$IPC \times f$$





$$a \sim IPC^2 f^2$$



For each IPC curve, $a \sim f^2$

$$m \sim \frac{1}{IPC^2 f^2}$$



For each IPC curve,
$$m \sim \frac{1}{f^2}$$



Performance $\sim \frac{1}{f} \sim \sqrt{m}$









Analysis of the results so far:

- Slower frequency and lower IPC \rightarrow higher performance, lower power
- Thanks to Pollack's square rule

But this changes when we also consider memory power...

Now add memory

- So far, only computing power
 - Including power to access local cache/memory in each core
 - Only small private memory is local in the SM Plural architecture
- But we also need to access not-so-local shared memory
- Access rate to memory: once every r_m instructions
 - About every 20 instructions in the SM Plural architecture
 - Ignore cache misses, assume using only on-chip memory
- Need to add memory access power to the computing power
 - Relative energy: assume access is 10x higher than exec.





V

Summary of the model

- Considering only cores, *fixed-total-area* model implies: for highest performance and lowest power, use
 - smallest / weakest cores (lowest IPC)
 - lowest frequency
- Adding on-chip access to memory leads to a different conclusion: for lowest power and highest performance/power ratio, use
 - Strongest cores (high IPC)
 - But stay with lowest frequency
 - Lower frequency \rightarrow lower access rate to global memory



The Plural Architecture: Some benefits

- Shared, uniform (~equi-distant) memory
 - no worry which core does what
 - no advantage to any core because it already holds the data
- Many-bank memory + fast P-to-M NoC
 - low latency
 - no bottleneck accessing shared memory
- Fast scheduling of tasks to free cores (many at once)
 - enables fine grain data parallelism
 - harder in other architectures due to:
 - task scheduling overhead
 - data locality
- Any core can do any task equally well on short notice
 - scales well
- Programming model:
 - intuitive to programmers
 - "easy" for automatic parallelizing compiler (?)



On-going Research

- Mathematical model incl. memories
- Scaling: full chip, multiple chips
- Plural algorithms and Plural programming
- FPGA versions
- Better NoC to shared memory
- Better scheduler and NoC to scheduler
- Near/sub-threshold for extremely low energy/power
 - Using asynchronous logic design
- 3D for larger 'on-chip' memory
- Converting large message-passing programs to shared-memory plus message passing codes



Summary

- Simple many-core architecture
 - Inspired by PRAM
- Hardware scheduling
- Task-based programming model
- Designed to achieve the goal of 'more cores, less power'
- Developing model to illuminate / investigate